Skip to content
Gdańsk Bay Tech Innovation ecosystem calendar · Pomerania
/
← All events

Nabór UE: International collaboration EU and Japan on semiconductors

A chance to co-create the future of European-Japanese cooperation in the area of advanced integration of semiconductors and chipsets. Meet key players from both markets, gain access to pilot production environments and turn on

When Thursday, 24 September 2026
Time 02:00
City online

Expected result:

Projects are expected to contribute to the following expected results:

  • Advanced, differentiated integration, especially in 2. 5D and 3D packaging and integrated photonics to support AI functions.
  • Normalised chiplet interfaces, allowing interoperability and support for a dynamic chiplet ecosystem

The expected results should have a direct and immediate impact on European industry.

In addition, the proposed projects should demonstrate solutions in all laboratory and pilot environments, including the verification of the use of semiconductors. The centre of gravity of the work envisaged should address the levels of technological readiness of 5-7. The proposals must also facilitate knowledge transfer and promote stakeholder involvement through industry workshops, publications and networking events.

Content processed by AI. The description was machine-translated from the original language, the English version was produced by machine translation, the “why attend” blurb was written by an AI model. The organiser's page is authoritative. View the original from the organiser →
Show original description

Expected Outcome: Projects are expected to contribute to the following expected outcomes: • Advanced heterogeneous integration, particularly in 2.5D and 3D packaging and integrated photonics, to support AI functionalities. • Standardised chiplet interfaces, enabling interoperability and fostering a dynamic chiplet ecosystem Expected outcomes should have direct and immediate impact on European industry. Furthermore, proposed projects should demonstrate solutions across laboratory and pilot environments, with verification in semiconductor manufacturing use cases. The centre of gravity of envisaged work should address Technology Readiness Levels 5-7. Proposals also need to facilitate knowledge transfer and promote stakeholder engagement through industry workshops, publications, and networking events.